A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Integrated D-band transmitter and receiver for wireless data communication in 65 nm CMOS

A 140 GHz transmitter (Tx) and receiver (Rx) chip set has been developed in 65 nm CMOS by using on– off keying non-coherent modulation to support high speed proximity data communication. To the author’s best knowledge, it enables the first integrated multi-Gbps data link in D-band by saving power hungry frequency synthesizer, high speed data convertors and complicated digital signal processor. ...

متن کامل

A 2.78 mm2 65 nm CMOS gigabit MIMO iterative detection and decoding receiver

Iterative detection and decoding (IDD), combined with spatial-multiplexing multiple-inputmultiple-output (MIMO) transmission, is a key technique to improve spectral efficiency in wireless communications. In this paper we present the—to the best of our knowledge—first complete silicon implementation of a MIMO IDD receiver. MIMO detection is performed by a multi-core sphere decoder supporting up ...

متن کامل

A universal low-noise analog receiver baseband in 65-nm CMOS

In this paper, a novel universal receiver baseband approach is introduced. The chain includes a postmixer noise shaping blocker pre-filter, a programmable-gain post mixer amplifier (PMA) with blocker suppression, a differential ramp-based novel linear-in-dB variable gain amplifier and a Sallen–Key output buffer. The 1.2-V chain is implemented in a 65-nm CMOS process, occupying a die area of 0.4...

متن کامل

A 65 nm CMOS Wideband Radio Receiver With ΔΣ-Based A/D-Converting Channel-Select Filters

This paper presents a wideband quadrature radio receiver employing ΔΣ-based A/D-converting channel-select filters (ADCSFs). The output of the quadrature passive mixer is directly connected to the input of the ADCSFs, where a first-order ΔΣ modulator is incorporated into a fourth-order Butterworth channel-select filter (CSF) to provide sufficient dynamic range for a cellular system. A design met...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of Solid-State Circuits

سال: 2017

ISSN: 0018-9200,1558-173X

DOI: 10.1109/jssc.2017.2746672